Advanced Processor Technology

Filter
Conference contribution

Search results

  • 2017

    PCIeHLS: an OpenCL HLS framework

    Vesper, M., Koch, D. & Pham, K., 29 Oct 2017, Proceedings of FPGAs for Software Programmers (FSP 2017) conference.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    188 Downloads (Pure)

  • PyDVS: An extensible, real-time Dynamic Vision Sensor emulator using off-the-shelf hardware

    Garcia, G. P., Camilleri, P., Liu, Q. & Furber, S., 9 Feb 2017, 2016 IEEE Symposium Series on Computational Intelligence, SSCI 2016. IEEE, 7850249

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    346 Downloads (Pure)

  • Subchannel Scheduling for Shared Optical On-chip Buses

    Werner, S., Navaridas, J. & Luján, M., 2017, Hot Interconnects 2017.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    206 Downloads (Pure)

  • Synthesizing benchmarks for predictive modeling

    Cummins, C., Petoumenos, P., Wang, Z. & Leather, H., 23 Feb 2017, CGO 2017 - Proceedings of the 2017 International Symposium on Code Generation and Optimization. Reddi, V. J., Smith, A. & Tang, L. (eds.). IEEE, p. 86-99 14 p. 7863731. (CGO 2017 - Proceedings of the 2017 International Symposium on Code Generation and Optimization).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    196 Downloads (Pure)

  • The Next Generation of Exascale-Class Systems: The ExaNeSt Project

    Ammendola, R., Biagioni, A., Cretaro, P., Frezza, O., Lo Cicero, F., Lonardo, A., Martinelli, M., Paolucci, P. S., Pastorelli, E., Simula, F., Vicini, P., Taffoni, G., Pascual, J. A., Navaridas, J., Luján, M., Goodacree, J., Chrysos, N. & Katevenis, M., 25 Sept 2017, Proceedings - 20th Euromicro Conference on Digital System Design, DSD 2017. Novotny, M., Kubatova, H. & Skavhaug, A. (eds.). IEEE, p. 510-515 6 p. 8049832

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • The Potential of Dynamic Binary Modification and CPU-FPGA SoCs for Simulation

    Mawer, J., Palomar, O., Gorgovan, C., Nisbet, A. & Luján, M., 3 Jul 2017, The 25th IEEE International Symposium on Field-Programmable Custom Computing Machines.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    459 Downloads (Pure)

  • Vectorization of Hybrid Breadth First Search on the Intel Xeon Phi

    Paredes, M., Riley, G. & Luján, M., 1 May 2017, Proceedings of the ACM International Conference on Computing Frontiers. Association for Computing Machinery

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • 2016

    Advanced circuit interface for systems with multiple voltage domains

    Kalargaris, H., Goodacre, J. & Pavlidis, V. F., 22 Jul 2016, 2016 12th Conference on Ph.D. Research in Microelectronics and Electronics, PRIME 2016. IEEE, 7519472

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    231 Downloads (Pure)

  • A partial reconfiguration controller for Altera Stratix V FPGAs

    Xiao, Z., Koch, D. & Lujan, M., 29 Aug 2016, 26th International Conference on Field Programmable Logic and Applications (FPL): FPL 2016. IEEE Computer Society , p. 1 4 p.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • A Robust Evolutionary Optimisation Approach for Parameterising a Neural Mass Model

    Zareian, E., Chen, J. & Sen Bhattacharya, B., Sept 2016, Artificial Neural Networks and Machine Learning – ICANN 2016: 25th International Conference on Artificial Neural Networks, Barcelona, Spain, September 6-9, 2016, Proceedings, Part II. Villa, A. E. P., Masulli, P. & Pons Rivero, A. J. (eds.). Switzerland: Springer Nature, p. 225-234 10 p. (Lecture Notes in Computer Science; vol. 9887).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Bio-inspired massively-parallel computation

    Furber, S., 2016, Parallel Computing: On the Road to Exascale. Elsevier BV, Vol. 27. p. 3-10 8 p. (Advances in Parallel Computing; vol. 27).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Early application performance at the hartree centre with the openPOWER architecture

    Ashworth, M., Meng, J., Novakovic, V. & Siso, S., 1 Jan 2016, High Performance Computing - ISC High Performance 2016 International Workshops ExaComm, E-MuCoCoS, HPC-IODC, IXPUG, IWOPH, P^3MA, VHPC, WOPSSS, Revised Selected. Mohr, B., Kunkel, J. M. & Taufer, M. (eds.). Springer Nature, p. 173-187 15 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 9945 LNCS).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Efficient SpiNNaker simulation of a heteroassociative memory using the Neural Engineering Framework

    Knight, J., Voelker, A. R., Mundy, A., Eliasmith, C. & Furber, S., 31 Oct 2016, 2016 International Joint Conference on Neural Networks, IJCNN 2016. IEEE, Vol. 2016-October. p. 5210-5217 8 p. 7727888

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Enabling Low-Power, Fault-Resilient Communications in a Million-Core Neural Processing Architecture

    Navaridas, J., Luján, M., Plana, L. A. & Furber, S., 2 Jun 2016, Emerging Technologies'16. Barcelona, p. 20-23

    Research output: Chapter in Book/Conference proceeding › Conference contribution

  • EUROSERVER: Share-anything scale-out micro-server design

    Marazakis, M., Goodacre, J., Fuin, D., Carpenter, P., Thomson, J., Matus, E., Bruno, A., Stenstrom, P., Martin, J., Durand, Y. & Dor, I., 25 Apr 2016, Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016. IEEE, p. 678-683 6 p. 7459395

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • High performance computing on SpiNNaker neuromorphic platform: A case study for energy efficient image processing

    Sugiarto, I., Liu, G., Davidson, S., Plana, L. A. & Furber, S., 9 Dec 2016, Performance Computing and Communications Conference (IPCCC), 2016 IEEE 35th International: IEEE.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    902 Downloads (Pure)

  • Integrating Algorithmic Parameters into Benchmarking and Design Space Exploration in 3D Scene Understanding

    Bodin, B., Nardi, L., Zia, M. Z., Wagstaff, H., Sreekar Shenoy, G., Emani, M., Mawer, J., Kotselidis, C., Nisbet, A., Lujan, M., Franke, B., Kelly, P. H. J. & O'Boyle, M., 2016, Proceedings of the 2016 International Conference on Parallel Architectures and Compilation. New York, NY, USA: Association for Computing Machinery, p. 57-69 13 p. (PACT '16).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Interactive Visualization of Cross-Layer Performance Anomalies in Dynamic Task-Parallel Applications and Systems

    Drebes, A., Pop, A., Heydemann, K. & Cohen, A., 18 Apr 2016, Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS). Uppsala, Sweden : IEEE Computer Society

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    File
    257 Downloads (Pure)

  • JetStream: An open-source high-performance PCI Express 3 streaming library for FPGA-to-Host and FPGA-to-FPGA communication

    Vesper, M., Koch, D., Vipin, K. & Fahmy, S. A., 26 Sept 2016, FPL 2016 - 26th International Conference on Field-Programmable Logic and Applications. IEEE, 7577334. (International Conference on Field Programmable Logic and Applications).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    390 Downloads (Pure)

  • Language-Centric Performance Analysis of OpenMP Programs with Aftermath

    Drebes, A., Bréjon, J.-B., Pop, A., Heydemann, K. & Cohen, A., 2016, OpenMP : memory, devices, and tasks : 12th International Workshop on OpenMP, IWOMP 2016, Nara, Japan, October 5-7, 2016, proceedings . Maruyama, N., De Supinski, B. R. & Wahib, M. (eds.). Springer Nature, p. 237-250 14 p. (Lecture Notes in Computer Science; vol. 9903).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    200 Downloads (Pure)

  • Neuromorphic sampling on the SpiNNaker and parallella chip multiprocessors

    Mendat, D. R., Chin, S., Furber, S. & Andreou, A. G., 14 Apr 2016, LASCAS 2016 - 7th IEEE Latin American Symposium on Circuits and Systems, R9 IEEE CASS Flagship Conference. IEEE, p. 399-402 4 p. 7451094

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Noisy softplus: A biology inspired activation function

    Liu, Q. & Furber, S., 2016, Neural Information Processing - 23rd International Conference, ICONIP 2016, Proceedings. Cham: Springer Nature, p. 405-412 8 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 9950 LNCS).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • NUMA-aware scheduling and memory allocation for data-flow task-parallel applications

    Drebes, A., Pop, A., Heydemann, K., Drach, N. & Cohen, A., 2016, Proceedings of the 21st ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2016, Barcelona, Spain, March 12-16, 2016.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    File
    821 Downloads (Pure)

  • On-chip order-exploiting routing table minimization for a multicast supercomputer network

    Mundy, A., Heathcote, J. & Garside, J. D., 28 Jul 2016, IEEE 17th International Conference on High Performance Switching and Routing, HPSR 2016. IEEE Computer Society , Vol. 2016-July. p. 148-154 7 p. 7525659. (IEEE Workshop on High Performance Switching and Routing).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Parallel Hardware Merge Sorter

    Song, W., Koch, D., Lujan, M. & Garside, J., 16 Aug 2016, 24th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2016. IEEE, p. 95-102 8 p. 7544757

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Power capping: What works, what does not

    Petoumenos, P., Mukhanov, L., Wang, Z., Leather, H. & Nikolopoulos, D. S., 15 Jan 2016, Proceedings - 2015 IEEE 21st International Conference on Parallel and Distributed Systems, ICPADS 2015. IEEE Computer Society , p. 525-534 10 p. 7384335. (Proceedings of the International Conference on Parallel and Distributed Systems - ICPADS; vol. 2016-January).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    66 Downloads (Pure)

  • Scalable Task Parallelism for NUMA: A Uniform Abstraction for Coordinated Scheduling and Memory Management

    Drebes, A., Pop, A., Heydemann, K., Cohen, A. & Drach, N., 11 Sept 2016, International Conference on Parallel Architecture and Compilation Techniques. p. 125-137

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    187 Downloads (Pure)

  • Soft-NEON: A study on replacing the NEON engine of an ARM SoC with a reconfigurable fabric

    Garcia Ordaz, J. R. & Koch, D., 28 Nov 2016, 2016 IEEE 27th International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2016. IEEE, Vol. 2016-November. p. 229-230 2 p. 7760802

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    370 Downloads (Pure)

  • The SpiNNaker project

    Furber, S., 2016, Unconventional computation and natural computation : 15th International Conference, UCNC 2016, Manchester, UK, July 11-15, 2016, Proceedings. Springer Nature, Vol. 9726. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 9726).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Towards Co-designed Optimizations in Parallel Frameworks: A MapReduce Case Study

    Barrett, C., Kotselidis, C. & Luján, M., 2016, Proceedings of the ACM International Conference on Computing Frontiers. New York, NY, USA: Association for Computing Machinery, p. 172-179 8 p. (CF '16).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • 2015

    An efficient SpiNNaker implementation of the Neural Engineering Framework

    Mundy, A., Knight, J., Stewart, T. & Furber, S., Jul 2015, Neural Networks (IJCNN), 2015 International Joint Conference on. USA: IEEE, p. 1-8 8 p.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • ConvNets Experiments on SpiNNaker

    Serrano-Gotarredona, T., Linares-Barranco, B., Galluppi, F., Plana, L. A. & Furber, S., 2015, Circuits and Systems (ISCAS), 2015 IEEE International Symposium on. p. 2405-2408 4 p.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Deadlock Recovery in Asynchronous Networks on Chip in the Presence of Transient Faults

    Zhang, G., Garside, J., Song, W., Navaridas, J., Wang, Z. & Navaridas, J., 4 May 2015, Asynchronous Circuits and Systems (ASYNC), 2015 21st IEEE International Symposium. USA: IEEE, p. 100-107 8 p.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Effective Barrier Synchronization on Intel Xeon Phi Coprocessor

    Rodchenko, A., Nisbet, A., Pop, A. & Lujan, M., 25 Jul 2015, Euro-Par 2015: Parallel Processing - 21st International Conference on Parallel and Distributed Computing, Vienna, Austria, August 24-28, 2015, Proceedings. Berlin Heidelberg: Springer Nature, Vol. 9233. p. 588-600 13 p. (Lecture Notes in Computer Science).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    File
    596 Downloads (Pure)

  • Fast automatic heuristic construction using active learning

    Ogilvie, W. F., Petoumenos, P., Wang, Z. & Leather, H., 1 Jan 2015, Languages and Compilers for Parallel Computing - 27th International Workshop, LCPC 2014, Revised Selected Papers. Brodman, J. & Tu, P. (eds.). Springer Nature, p. 146-160 15 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 8967).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    101 Downloads (Pure)

  • Introducing SLAMBench, a performance and accuracy benchmarking methodology for SLAM

    Nardi, L., Bodin, B., Zia, M. Z., Mawer, J., Nisbet, A., Kelly, P. H., Davison, A. J., Lujan Moreno, M. L., O'Boyle, M. F., Riley, G., Topham, N. & Furber, S., 30 May 2015, IEEE International Conference on Robotics and Automation (ICRA). IEEE, p. 5783-5790 8 p. (2015 IEEE International Conference on Robotics and Automation (ICRA)).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Live demonstration: Real-time event-driven object recognition on SpiNNaker

    Orchard, G., Lagorce, X., Posch, C., Furber, S., Benosman, R. & Galluppi, F., 27 Jul 2015, Proceedings - IEEE International Symposium on Circuits and Systems. IEEE, Vol. 2015-July. p. 1903 1 p. 7169036

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Markov Chain Monte Carlo inference on graphical models using event-based processing on the SpiNNaker neuromorphic architecture

    Mendat, D. R., Chin, S., Furber, S. & Andreou, A. G., 1 Mar 2015, Information Sciences and Systems (CISS), 2015 49th Annual Conference on. p. 1-6 6 p.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Network traffic exploration on a many-core computing platform: SpiNNaker real-time traffic visualiser

    Liu, G., Camilleri, P., Furber, S. & Garside, J., 9 Sept 2015, 2015 11th Conference on Ph.D. Research in Microelectronics and Electronics, PRIME 2015. IEEE, p. 228-231 4 p. 7251376

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Placing partially reconfigurable stream processing applications on FPGAs

    Koch, D., Cheung, P. (Editor), Luk, W. (Editor) & Silvano, C. (Editor), 2 Sept 2015, Prooceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL 2015). Cheung, P., Luk, W. & Silvano, C. (eds.). IEEE, p. 1-4 4 p.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Project Beehive: A Hardware/Software Co-designed Stack for Runtime and Architectural Research

    Kotselidis, C., Rodchenko, A., Barrett, C., Nisbet, A., Mawer, J., Toms, W., Clarkson, J., Gorgovan, C., D'Antras, A., Cakmakci, Y., Stratikopoulos, T., Werner, S., Garside, J., Navaridas Palma, J., Pop, A., Goodacre, J. & Lujan, M., 2015, host publication.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Rapid Overlay Builder for Xilinx FPGA

    Koch, D., Shannon, L. (Editor) & Andrews, D. (Editor), 2 May 2015, Prooceedings of the 23rd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2015. Shannon, L. & Andrews, D. (eds.). IEEE Computer Society , Vol. 23. p. 17-20 4 p.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Real-time event-driven spiking neural network object recognition on the SpiNNaker platform

    Orchard, G., Lagorce, X., Posch, C., Furber, S., Benosman, R. & Galluppi, F., 27 Jul 2015, Proceedings - IEEE International Symposium on Circuits and Systems. IEEE, Vol. 2015-July. p. 2413-2416 4 p. 7169171

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Scalable Energy-Efficient, Low-Latency Implementations of Spiking Deep Belief Networks on SpiNNaker

    Stromatias, E., Neil, D., Galluppi, F., Pfeiffer, M., Liu, S.-C. & Furber, S., 2015, host publication. IEEE

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    File
    491 Downloads (Pure)

  • Starting a push towards European Exascale: exaNODE/exaNEST/ecoSCALE and more

    Goodacre, J., 2015, host publication.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • Transport-Independent Protocols for Universal AER Communications

    Rast, A., Stokes, A. B., Davies, S., Adams, S. V., Akolkar, H., Lester, D. R., Bartolozzi, C., Cangelosi, A. & Furber, S., 18 Nov 2015, Neural Information Processing. Springer International Publishing Switzerland: Springer Nature, Vol. 9492. p. 675-684 10 p. (Lecture Notes in Computer Science).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

  • 2014

    Active learning accelerated automatic heuristic construction for parallel program mapping

    Ogilvie, W. F., Petoumenos, P., Wang, Z. & Leather, H., 1 Aug 2014, PACT 2014 - Proceedings of the 23rd International Conference on Parallel Architectures and Compilation Techniques. IEEE, p. 481-482 2 p. (Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Open Access
    File
    134 Downloads (Pure)

  • A new method for fast skeletonization of binary images on cellular processor arrays

    Wang, B., Mroszczyk, P. & Dudek, P., 2014, 14th International Workshop on Cellular Nanoscale Networks and their Applications, CNNA 2014. IEEE

    Research output: Chapter in Book/Conference proceeding › Conference contribution

  • A real-time simulator of a biological visual system composed of a silicon retina and SpiNNaker chips

    Okuno, H., Kawasetsu, T., Plana, L. A., Furber, S. B. & Yagi, T., 22 Jan 2014, 2014 International Symposium on Artificial Life and Robotics (AROB 2014).

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    File
    53 Downloads (Pure)

  • EUROSERVER: Energy Efficient Node for European Micro-Servers

    Durand, Y., Carpenter, P. M., Adami, S., Bilas, A., Dutoit, D., Farcy, A., Gaydadjiev, G., Goodacre, J., Katevenis, M., Marazakis, M., Matus, E., Mavroidis, I. & Thomson, J., 2014, host publication. IEEE, p. 206-213 8 p.

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review