A Soft Dual-Processor System with a Partially Run-Time Reconfigurable Shared 128-Bit SIMD Engine

Jose Raul Garcia Ordaz; Dirk Koch

doi:10.1109/asap.2018.8445115

A Soft Dual-Processor System with a Partially Run-Time Reconfigurable Shared 128-Bit SIMD Engine

Jose Raul Garcia Ordaz, Dirk Koch

Advanced Processor Technology

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

278 Downloads (Pure)

Abstract

In this work, we present a soft dual-processor system that, as a distinctive feature, seamlessly integrates a partially run-time reconfigurable 128-bit SIMD engine. Importantly, the SIMD engine is tightly coupled to both scalar CPUs and it is shared amongst them with the purpose of drastically improving overall area utilization. We show that the proposed SIMD engine increases performance-per-area and that it can be used to substantially accelerate time consuming kernels for a set of media applications.

Original language	English
Title of host publication	The 29th IEEE International Conference on Application-specific Systems, Architectures and Processors 2018
DOIs	https://doi.org/10.1109/asap.2018.8445115
Publication status	Published - 2018

Access to Document

10.1109/asap.2018.8445115

asap2018Accepted author manuscript, 493 KB

Cite this

@inproceedings{13fc2c45424d47b398d53a5999fd9685,

title = "A Soft Dual-Processor System with a Partially Run-Time Reconfigurable Shared 128-Bit SIMD Engine",

abstract = "In this work, we present a soft dual-processor system that, as a distinctive feature, seamlessly integrates a partially run-time reconfigurable 128-bit SIMD engine. Importantly, the SIMD engine is tightly coupled to both scalar CPUs and it is shared amongst them with the purpose of drastically improving overall area utilization. We show that the proposed SIMD engine increases performance-per-area and that it can be used to substantially accelerate time consuming kernels for a set of media applications.",

author = "{Garcia Ordaz}, {Jose Raul} and Dirk Koch",

year = "2018",

doi = "10.1109/asap.2018.8445115",

language = "English",

booktitle = "The 29th IEEE International Conference on Application-specific Systems, Architectures and Processors 2018",

}

TY - GEN

T1 - A Soft Dual-Processor System with a Partially Run-Time Reconfigurable Shared 128-Bit SIMD Engine

AU - Garcia Ordaz, Jose Raul

AU - Koch, Dirk

PY - 2018

Y1 - 2018

N2 - In this work, we present a soft dual-processor system that, as a distinctive feature, seamlessly integrates a partially run-time reconfigurable 128-bit SIMD engine. Importantly, the SIMD engine is tightly coupled to both scalar CPUs and it is shared amongst them with the purpose of drastically improving overall area utilization. We show that the proposed SIMD engine increases performance-per-area and that it can be used to substantially accelerate time consuming kernels for a set of media applications.

AB - In this work, we present a soft dual-processor system that, as a distinctive feature, seamlessly integrates a partially run-time reconfigurable 128-bit SIMD engine. Importantly, the SIMD engine is tightly coupled to both scalar CPUs and it is shared amongst them with the purpose of drastically improving overall area utilization. We show that the proposed SIMD engine increases performance-per-area and that it can be used to substantially accelerate time consuming kernels for a set of media applications.

U2 - 10.1109/asap.2018.8445115

DO - 10.1109/asap.2018.8445115

M3 - Conference contribution

BT - The 29th IEEE International Conference on Application-specific Systems, Architectures and Processors 2018

ER -

A Soft Dual-Processor System with a Partially Run-Time Reconfigurable Shared 128-Bit SIMD Engine

Abstract

Access to Document

Fingerprint

Cite this