Abstract
Thermal issues are one of the primary challenges in 3-D integrated circuits. Thermal through-silicon vias (TTSVs) are considered an effective means to reduce the temperature of 3-D ICs. The effect of the physical and technological parameters of TTSVs on the heat transfer process within 3-D ICs is investigated. Two resistive networks are utilized to model the physical behavior of TTSVs. Based on these models, closed-form expressions are provided describing the flow of heat through TTSVs within a 3-D IC. The accuracy of these models is compared with results from a commercial FEM tool. For an investigated three-plane circuit, the average error of the first and second models is 2% and 4%, respectively. The effect of the physical parameters of TTSVs on the resulting temperature is described through the proposed models. For example, the temperature changes non-monotonically with the thickness of the silicon substrate. This behavior is not described by the traditional single thermal resistance model. The proposed models are used for the thermal analysis of a 3-D DRAM-μP system where the conventional model is shown to considerably overestimate the temperature of the system. © 2011 EDAA.
Original language | English |
---|---|
Title of host publication | Proceedings -Design, Automation and Test in Europe, DATE|Proc. Des. Autom. Test Eur. DATE |
Publisher | IEEE |
Pages | 395-400 |
Number of pages | 5 |
ISBN (Print) | 9783981080179 |
Publication status | Published - 2011 |
Event | 14th Design, Automation and Test in Europe Conference and Exhibition, DATE 2011 - Grenoble Duration: 1 Jul 2011 → … |
Conference
Conference | 14th Design, Automation and Test in Europe Conference and Exhibition, DATE 2011 |
---|---|
City | Grenoble |
Period | 1/07/11 → … |
Keywords
- 3-D ICs
- heat conductivity
- thermal resistance
- Thermal through-silicon via (TTSV)