Asynchronous cellular logic network as a co-processor for a general-purpose massively parallel array

Alexey Lopich; Piotr Dudek

doi:10.1002/cta.679

Asynchronous cellular logic network as a co-processor for a general-purpose massively parallel array

Research output: Contribution to journal › Article › peer-review

Abstract

This paper demonstrates an implementation of an asynchronous cellular processor array that facilitates binary trigger-wave propagations, extensively used in various image-processing algorithms. The circuit operates in a continuous-time mode, achieving high operational performance and low-power consumption. An integrated circuit with proof-of-concept array of 24× 60 cells has been fabricated in a 0.35μm three-metal CMOS process and tested. Occupying only 16× 8μm2 the binary wave-propagation cell is designed to be used as a co-processor in general-purpose processor-per-pixel arrays intended for focal-plane image processing. The results of global operations such as object reconstruction and hole filling are presented. Copyright © 2010 John Wiley & Sons, Ltd.

Original language	English
Pages (from-to)	963-972
Number of pages	9
Journal	International Journal of Circuit Theory and Applications
Volume	39
Issue number	9
DOIs	https://doi.org/10.1002/cta.679
Publication status	Published - Sept 2011

Keywords

asynchronous image processing
asynchronous logic
cellular processor
vision chip
wave computations

Access to Document

10.1002/cta.679

Cite this

@article{93bac92b7e84449aa06ae2598cb39eda,

title = "Asynchronous cellular logic network as a co-processor for a general-purpose massively parallel array",

abstract = "This paper demonstrates an implementation of an asynchronous cellular processor array that facilitates binary trigger-wave propagations, extensively used in various image-processing algorithms. The circuit operates in a continuous-time mode, achieving high operational performance and low-power consumption. An integrated circuit with proof-of-concept array of 24× 60 cells has been fabricated in a 0.35μm three-metal CMOS process and tested. Occupying only 16× 8μm2 the binary wave-propagation cell is designed to be used as a co-processor in general-purpose processor-per-pixel arrays intended for focal-plane image processing. The results of global operations such as object reconstruction and hole filling are presented. Copyright {\textcopyright} 2010 John Wiley & Sons, Ltd.",

keywords = "asynchronous image processing, asynchronous logic, cellular processor, vision chip, wave computations",

author = "Alexey Lopich and Piotr Dudek",

year = "2011",

month = sep,

doi = "10.1002/cta.679",

language = "English",

volume = "39",

pages = "963--972",

journal = "International Journal of Circuit Theory and Applications",

issn = "0098-9886",

publisher = "John Wiley & Sons Ltd",

number = "9",

}

TY - JOUR

T1 - Asynchronous cellular logic network as a co-processor for a general-purpose massively parallel array

AU - Lopich, Alexey

AU - Dudek, Piotr

PY - 2011/9

Y1 - 2011/9

N2 - This paper demonstrates an implementation of an asynchronous cellular processor array that facilitates binary trigger-wave propagations, extensively used in various image-processing algorithms. The circuit operates in a continuous-time mode, achieving high operational performance and low-power consumption. An integrated circuit with proof-of-concept array of 24× 60 cells has been fabricated in a 0.35μm three-metal CMOS process and tested. Occupying only 16× 8μm2 the binary wave-propagation cell is designed to be used as a co-processor in general-purpose processor-per-pixel arrays intended for focal-plane image processing. The results of global operations such as object reconstruction and hole filling are presented. Copyright © 2010 John Wiley & Sons, Ltd.

AB - This paper demonstrates an implementation of an asynchronous cellular processor array that facilitates binary trigger-wave propagations, extensively used in various image-processing algorithms. The circuit operates in a continuous-time mode, achieving high operational performance and low-power consumption. An integrated circuit with proof-of-concept array of 24× 60 cells has been fabricated in a 0.35μm three-metal CMOS process and tested. Occupying only 16× 8μm2 the binary wave-propagation cell is designed to be used as a co-processor in general-purpose processor-per-pixel arrays intended for focal-plane image processing. The results of global operations such as object reconstruction and hole filling are presented. Copyright © 2010 John Wiley & Sons, Ltd.

KW - asynchronous image processing

KW - asynchronous logic

KW - cellular processor

KW - vision chip

KW - wave computations

U2 - 10.1002/cta.679

DO - 10.1002/cta.679

M3 - Article

SN - 0098-9886

VL - 39

SP - 963

EP - 972

JO - International Journal of Circuit Theory and Applications

JF - International Journal of Circuit Theory and Applications

IS - 9

ER -

Asynchronous cellular logic network as a co-processor for a general-purpose massively parallel array

Abstract

Keywords

Access to Document

Fingerprint

Cite this