Chapter 6. The Synchronization Challenge

Vasileios Pavlidis; Davide Bertozzi; Alessandro Strano; Daniele Ludovici; Federico Angiolini; Milos Krstic; José Flich

Chapter 6. The Synchronization Challenge

Vasileios Pavlidis, Davide Bertozzi, Alessandro Strano, Daniele Ludovici, Federico Angiolini, Milos Krstic, José Flich (Editor)

Research output: Chapter in Book/Conference proceeding › Chapter

Original language	English
Title of host publication	Designing Network On-Chip Architectures in the Nanoscale Era
Publisher	Chapman & Hall
Pages	175
ISBN (Print)	Print ISBN: 978-1-4398-3710-8, eBook ISBN: 978-1-4398-3711-5
Publication status	Published - 2011

Cite this

@inbook{ba387c392377467786ecc4438cbf6b23,

title = "Chapter 6. The Synchronization Challenge",

author = "Vasileios Pavlidis and Davide Bertozzi and Alessandro Strano and Daniele Ludovici and Federico Angiolini and Milos Krstic and Jos{\'e} Flich",

year = "2011",

language = "English",

isbn = "Print ISBN: 978-1-4398-3710-8",

pages = "175",

booktitle = "Designing Network On-Chip Architectures in the Nanoscale Era",

publisher = "Chapman & Hall",

address = "United Kingdom",

}

TY - CHAP

T1 - Chapter 6. The Synchronization Challenge

AU - Pavlidis, Vasileios

AU - Bertozzi, Davide

AU - Strano, Alessandro

AU - Ludovici, Daniele

AU - Angiolini, Federico

AU - Krstic, Milos

A2 - Flich, José

PY - 2011

Y1 - 2011

M3 - Chapter

SN - Print ISBN: 978-1-4398-3710-8

SN - eBook ISBN: 978-1-4398-3711-5

SP - 175

BT - Designing Network On-Chip Architectures in the Nanoscale Era

PB - Chapman & Hall

ER -