Compact discrete-time chaos generator circuit

P. Dudek, V. D. Juncu

    Research output: Contribution to journalArticlepeer-review


    A three-transistor CMOS circuit is presented, with adjustable nonlinear characteristics, which can be used as a map that generates discrete-time chaotic signals. A method of constructing a chaos generator using two map circuits is also proposed. The circuit is very compact, which makes it suitable for applications requiring the integration of a large number of random signal generators on a single VLSI chip.
    Original languageEnglish
    Pages (from-to)1431-1432
    Number of pages1
    JournalElectronics Letters
    Issue number20
    Publication statusPublished - 2 Oct 2003


    Dive into the research topics of 'Compact discrete-time chaos generator circuit'. Together they form a unique fingerprint.

    Cite this