Dynamic voltage and frequency scaling for neuromorphic many-core systems

Sebastian Höppner, Yexin Yan, Bernhard Vogginger, Andreas Dixius, Johannes Partzsch, Felix Neumärker, Stephan Hartmann, Stefan Schiefer, Stefan Scholze, Georg Ellguth, Love Cederstroem, Matthias Eberlein, Christian Mayr, Steven Temple, Luis A. Plana, James Garside, Simon Davidson, David Lester, Stephen Furber

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

We present a dynamic voltage and frequency scaling technique within SoCs for per-core power management: the architecture allows for individual, self triggered performance-level scaling of the processing elements (PEs) within less than 100ns. This technique enables each core to adjust its local supply voltage and frequency depending on its current computational load. A test chip has been implemented in 28nm CMOS technology, as prototype of the SpiNNaker2 neuromorphic many core system, containing 4 PEs which are operational within the range of 1.1V down to 0.7V at frequencies from 666MHz down to 100MHz; the effectiveness of the power management technique is demonstrated using a standard benchmark from the application domain. The particular domain area of this application specific processor is real-time neuromorphics. Using a standard benchmark — the synfire chain — we show that the total power consumption can be reduced by 45%, with 85% baseline power reduction and a 30% reduction of energy per neuron and synapse computation, all while maintaining biological real-time operation.
Original languageEnglish
Title of host publication2017 IEEE International Symposium on Circuits and Systems (ISCAS)
PublisherIEEE
DOIs
Publication statusPublished - 2017

Fingerprint

Dive into the research topics of 'Dynamic voltage and frequency scaling for neuromorphic many-core systems'. Together they form a unique fingerprint.

Cite this