Harnessing Hardware Acceleration with RISC-V and the EU Processor

Juan Fumero Alfonso; Athanasios Stratikopoulos; Mehdi Goli; Ruyman  Reyes; Konstantinos Nikas; Dionisios Pnevmatikatos; Nectarios Koziris; Christos-Efthymios Kotselidis

Harnessing Hardware Acceleration with RISC-V and the EU Processor

Juan Fumero Alfonso, Athanasios Stratikopoulos, Mehdi Goli, Ruyman Reyes, Konstantinos Nikas, Dionisios Pnevmatikatos, Nectarios Koziris, Christos-Efthymios Kotselidis

Advanced Processor Technology

Research output: Working paper › Preprint

20 Downloads (Pure)

Abstract

In this talk, we will present the newly EU-funded project AERO (Accelerated EU Cloud) whose mission is to bring up and optimize the software stack of cloud deployments on top of the EU processor. After providing an overview of the AERO project, we will expand on two main components of the software stack to enable seamless acceleration of various programming languages on RISC-V architectures; namely, ComputeAorta which enables
the generation of RISC-V vector instructions from SPIR-V binary modules, and TornadoVM which enables transparent hardware acceleration of managed applications. Finally, we will describe how the ongoing integration of ComputeAorta and TornadoVM will enable a plethora of applications from managed languages to harness RISC-V auto-vectorization completely transparently to developers.

Original language	English
Publication status	Published - 6 Jun 2023

Access to Document

2023-05-RISCV_SUMMIT_HW_ACCELERATION_EU_PROCESSORAccepted author manuscript, 462 KB

Cite this

@techreport{11e1b7155f4c4bd5a292afd9629bf4c3,

title = "Harnessing Hardware Acceleration with RISC-V and the EU Processor",

abstract = "In this talk, we will present the newly EU-funded project AERO (Accelerated EU Cloud) whose mission is to bring up and optimize the software stack of cloud deployments on top of the EU processor. After providing an overview of the AERO project, we will expand on two main components of the software stack to enable seamless acceleration of various programming languages on RISC-V architectures; namely, ComputeAorta which enablesthe generation of RISC-V vector instructions from SPIR-V binary modules, and TornadoVM which enables transparent hardware acceleration of managed applications. Finally, we will describe how the ongoing integration of ComputeAorta and TornadoVM will enable a plethora of applications from managed languages to harness RISC-V auto-vectorization completely transparently to developers.",

author = "{Fumero Alfonso}, Juan and Athanasios Stratikopoulos and Mehdi Goli and Ruyman Reyes and Konstantinos Nikas and Dionisios Pnevmatikatos and Nectarios Koziris and Christos-Efthymios Kotselidis",

year = "2023",

month = jun,

day = "6",

language = "English",

type = "WorkingPaper",

}

TY - UNPB

T1 - Harnessing Hardware Acceleration with RISC-V and the EU Processor

AU - Fumero Alfonso, Juan

AU - Stratikopoulos, Athanasios

AU - Goli, Mehdi

AU - Reyes, Ruyman

AU - Nikas, Konstantinos

AU - Pnevmatikatos, Dionisios

AU - Koziris, Nectarios

AU - Kotselidis, Christos-Efthymios

PY - 2023/6/6

Y1 - 2023/6/6

N2 - In this talk, we will present the newly EU-funded project AERO (Accelerated EU Cloud) whose mission is to bring up and optimize the software stack of cloud deployments on top of the EU processor. After providing an overview of the AERO project, we will expand on two main components of the software stack to enable seamless acceleration of various programming languages on RISC-V architectures; namely, ComputeAorta which enablesthe generation of RISC-V vector instructions from SPIR-V binary modules, and TornadoVM which enables transparent hardware acceleration of managed applications. Finally, we will describe how the ongoing integration of ComputeAorta and TornadoVM will enable a plethora of applications from managed languages to harness RISC-V auto-vectorization completely transparently to developers.

AB - In this talk, we will present the newly EU-funded project AERO (Accelerated EU Cloud) whose mission is to bring up and optimize the software stack of cloud deployments on top of the EU processor. After providing an overview of the AERO project, we will expand on two main components of the software stack to enable seamless acceleration of various programming languages on RISC-V architectures; namely, ComputeAorta which enablesthe generation of RISC-V vector instructions from SPIR-V binary modules, and TornadoVM which enables transparent hardware acceleration of managed applications. Finally, we will describe how the ongoing integration of ComputeAorta and TornadoVM will enable a plethora of applications from managed languages to harness RISC-V auto-vectorization completely transparently to developers.

M3 - Preprint

BT - Harnessing Hardware Acceleration with RISC-V and the EU Processor

ER -

Harnessing Hardware Acceleration with RISC-V and the EU Processor

Abstract

Access to Document

Fingerprint

Cite this