HLS Enabled Partially Reconfigurable Module Implementation

Bogdan Grigore, Dirk Koch, Charalampos Kritikakis

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

312 Downloads (Pure)


Making full use of the capabilities of the FPGA as an accelerator is difficult for non hardware experts, especially if partial reconfiguration is to be employed. One of the issues that arise is to physically implement modules into bounding boxes of minimum size for improving fragmentation cost and reconfiguration time. In this paper we present a method which automates the modules designing step, fulfilling module resource requirements and architectural FPGA constraints. We present a case study that shows how our automatic module implementation flow can be used to generate run-time reconfigurable bitstreams that are suited for stitching together processing pipelines directly from a Maxeler MaxJ HLS specification. This takes into consideration design alternatives, fragmentation, and routing failure mitigation strategies.
Original languageEnglish
Title of host publicationARCS 2018
Number of pages12
Publication statusPublished - 2018


Dive into the research topics of 'HLS Enabled Partially Reconfigurable Module Implementation'. Together they form a unique fingerprint.

Cite this