How to shrink my FPGAs: Optimizing Tile Interfaces and the Configuration Logic in FABulous FPGA Fabrics

King Lok Chung, Nguyen Dao, Jing Yu, Dirk Koch

Research output: Chapter in Book/Report/Conference proceedingChapterpeer-review

Abstract

Commercial FPGAs from major vendors are extensively optimized, and fabrics use many hand-crafted custom cells, including switch matrix multiplexers and configuration memory cells. The physical design optimizations commonly improve area, latency (=speed), and power consumption together. This paper is dedicated to improving the physical implementation of FPGA tiles and the configuration storage in SRAM FPGAs. This paper proposes to remap configuration bits and interface wires to implement tightly packed tiles. Using the FABulous FPGA framework, we show that our optimizations are virtually for free but can save over 20% in area and improve latency at the same time. We will evaluate our approach in different scenarios by changing the available metal layers or the requested channel capacity. Our optimizations consider all tiles and we propose a flow that resolves dependencies between the CLBs and other tiles. Moreover, we will show that frame-based reconfiguration is, in almost all cases, better than shift register configuration.
Original languageEnglish
Title of host publicationFPGA 2022
Subtitle of host publicationProceedings of the 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
Place of PublicationNew York
PublisherAssociation for Computing Machinery
Pages13-23
Number of pages11
ISBN (Print)9781450391498
DOIs
Publication statusPublished - 13 Feb 2022

Publication series

NameFPGA 2022 - Proceedings of the 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Keywords

  • FPGA
  • open hardware
  • open source
  • optimization
  • reconfigurable computing
  • FPGA virtualization
  • partial reconfiguration

Fingerprint

Dive into the research topics of 'How to shrink my FPGAs: Optimizing Tile Interfaces and the Configuration Logic in FABulous FPGA Fabrics'. Together they form a unique fingerprint.

Cite this