Impedance analyser based tomography system

A. Chondronasios, W.Q. Yang, V.T. Nguyen

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Most current electrical capacitance tomography (ECT) systems employ specially designed capacitance measuring circuits to measure small capacitance (typically < 0.1pF) and to achieve a high data acquisition rate (typically 100 frames per second for a 12-electrode system). This paper presents an ECT system based on an HP4284 impedance analyser. It provides high resolution and high accuracy but at low data acquisition rates. Together with an iterative image reconstruction algorithm, this system is capable of imaging very low permittivity materials, with an effective permittivity of less than 1.07.
Original languageEnglish
Title of host publication2nd World Congress on Industrial Process Tomography
PublisherInternational Society for Industrial Process Tomography
Pages573-579
Number of pages7
ISBN (Print)9780853163183
Publication statusPublished - 2014
Event2nd World Congress on Industrial Process Tomography - Hannover, Germany
Duration: 29 Aug 200131 Aug 2001

Conference

Conference2nd World Congress on Industrial Process Tomography
Country/TerritoryGermany
CityHannover
Period29/08/0131/08/01

Keywords

  • Adaptive calibration
  • Capacitance measurement
  • Impedance analyser
  • System design

Research Beacons, Institutes and Platforms

  • Manchester Institute for Collaborative Research on Ageing

Fingerprint

Dive into the research topics of 'Impedance analyser based tomography system'. Together they form a unique fingerprint.

Cite this