Integrated design environment for reconfigurable HPC

Lilian Janin, Shoujie Li, Doug Edwards

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review


    Using FPGAs to accelerate High Performance Computing (HPC) applications is attractive, but has a huge associated cost: the time spent, not for developing efficient FPGA code but for handling interfaces between CPUs and FPGAs. The usual difficulties are the discovery of interface libraries and tools, and the selection of methods to debug and optimize the communications. Our GALS (Globally Asynchronous Locally Synchronous) system design framework, which was originally designed for embedded systems, happens to be outstanding for programming and debugging HPC systems with reconfigurable FPGAs. Its co-simulation capabilities and the automatic re-generation of interfaces allow an incremental design strategy in which the HPC programmer co-designs both software and hardware on the host. It then provides the flexibility to move components from software abstraction to Verilog/VHDL simulator, and eventually to FPGA targets with automatic generation of asynchronous interfaces. The whole design including the generated interfaces is visible in a graphical view with real-time representation of simulation events for debugging purpose. © 2010 Springer-Verlag.
    Original languageEnglish
    Title of host publicationLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)|Lect. Notes Comput. Sci.
    Place of PublicationBerlin / Heidelberg
    PublisherSpringer Nature
    Number of pages7
    ISBN (Print)3642121322, 9783642121326
    Publication statusPublished - 2010
    Event6th International Symposium on Applied Reconfigurable Computing, ARC 2010 - Bangkok
    Duration: 1 Jul 2010 → …


    Conference6th International Symposium on Applied Reconfigurable Computing, ARC 2010
    Period1/07/10 → …


    • Asynchronous
    • GALS
    • Hardware-software interface generator


    Dive into the research topics of 'Integrated design environment for reconfigurable HPC'. Together they form a unique fingerprint.

    Cite this