Interconnect delay minimization through interlayer via placement in 3-D ICs

Vasilis F. Pavlidis*, Eby G. Friedman

*Corresponding author for this work

    Research output: Chapter in Book/Conference proceeding › Conference contribution › peer-review

    Fingerprint

    Dive into the research topics of 'Interconnect delay minimization through interlayer via placement in 3-D ICs'. Together they form a unique fingerprint.

    Engineering