IPRDF: An Isolated Partial Reconfiguration Design Flow for Xilinx FPGAs

Khoa Pham, Edson Horta, Dirk Koch, Anuj Vaishnav, Thomas Kuhn

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

542 Downloads (Pure)

Abstract

SRAM-based FPGA devices have been used widely in many industrial domains, but only limitedly in secure and safety-critical applications, which have special requirements for the physical implementation, such as module isolation. This is partly due to limited functionality available with current FPGA vendors’ tools and flows. To extend FPGA’s appearance in secure and safety-critical applications, we propose an alternative flow for isolation design called the Isolated Partial Reconfiguration Design Flow (IPRDF) in this paper. Systems designed by the
proposed IPRDF are not only fully isolated but also support partial reconfiguration of insulated modules. This allows building secure and dependable systems that can use partial reconfiguration to mitigate from single-event upsets (SEUs) and that are more tolerant to aging and device imperfections. Further, this also allows information assurance applications to benefit from hardware module isolation and run-time reconfigurability. Case studies on isolated Triple Modular Redundancy (TMR) and single-chip cryptographic (SCC) designs are presented to demonstrate capabilities and advantages of the proposed IPRDF methodology.
Original languageEnglish
Title of host publicationIEEE 12th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-2018)
DOIs
Publication statusPublished - 2018

Fingerprint

Dive into the research topics of 'IPRDF: An Isolated Partial Reconfiguration Design Flow for Xilinx FPGAs'. Together they form a unique fingerprint.

Cite this