Abstract
An integrated circuit comprising a plurality of processor cores operable to perform respective data processing operations, at least one of said processor cores being configurable to operate either in a coherent multi-processing mode having access to a coherent region within a memory shared with at least one other processor core or in a non-coherent mode.
Original language | English |
---|---|
Patent number | 7549024 |
Publication status | Published - 16 Jun 2009 |