Abstract
A method to design and test asynchronous sequential circuits (ASCs) based on the micropipeline design style is presented in this paper. According to the proposed scan test approach the combinational block is tested separately by scanning the test vectors in and shifting the responses out of the state registers. This provides for the detection of all single stuck-at and delay faults in the ASC under test. The complexity of the test procedure of such a testable ASC is reduced to that of the combinational circuit. Tests for the combinational circuit and state holding elements can be derived using standard test generation techniques.
| Original language | English |
|---|---|
| Title of host publication | Proceedings of the IEEE Great Lakes Symposium on VLSI|Proc IEEE Great Lakes Symp VLSI |
| Place of Publication | Los Alamitos, CA, United States |
| Publisher | IEEE |
| Pages | 224-229 |
| Number of pages | 5 |
| Publication status | Published - 1995 |
| Event | Proceedings of the 5th Great Lakes Symposium on VLSI - Buffalo, NY, USA Duration: 1 Jul 1995 → … http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi1995.html#PetlinF95http://dblp.uni-trier.de/rec/bibtex/conf/glvlsi/PetlinF95.xmlhttp://dblp.uni-trier.de/rec/bibtex/conf/glvlsi/PetlinF95 |
Conference
| Conference | Proceedings of the 5th Great Lakes Symposium on VLSI |
|---|---|
| City | Buffalo, NY, USA |
| Period | 1/07/95 → … |
| Internet address |