Synthesising an asynchronous DMA controller with Balsa

Andrew Bardsley; Doug Edwards

doi:10.1016/S1383-7621(00)00026-6

Synthesising an asynchronous DMA controller with Balsa

Andrew Bardsley, Doug Edwards

Research output: Contribution to journal › Article › peer-review

Abstract

A DMA controller has been designed and implemented as part of the AMULET3i asynchronous microprocessor macrocell using a mixture of synchronous and asynchronous circuit techniques. The synthesis language Balsa has been used to implement the major part of the controller, the asynchronous control. The use of Balsa has allowed the controller to be rapidly re-engineered in response to a changing specification. © 2000 Elsevier Science B.V.

Original language	English
Pages (from-to)	1309-1319
Number of pages	10
Journal	Journal of Systems Architecture
Volume	46
Issue number	14
DOIs	https://doi.org/10.1016/S1383-7621(00)00026-6
Publication status	Published - 1 Dec 2000

Access to Document

10.1016/S1383-7621(00)00026-6

Cite this

@article{881ed9bddef2470fb16b5ee3287b11a1,

title = "Synthesising an asynchronous DMA controller with Balsa",

abstract = "A DMA controller has been designed and implemented as part of the AMULET3i asynchronous microprocessor macrocell using a mixture of synchronous and asynchronous circuit techniques. The synthesis language Balsa has been used to implement the major part of the controller, the asynchronous control. The use of Balsa has allowed the controller to be rapidly re-engineered in response to a changing specification. {\textcopyright} 2000 Elsevier Science B.V.",

author = "Andrew Bardsley and Doug Edwards",

year = "2000",

month = dec,

day = "1",

doi = "10.1016/S1383-7621(00)00026-6",

language = "English",

volume = "46",

pages = "1309--1319",

journal = "Journal of Systems Architecture",

issn = "1383-7621",

publisher = "Elsevier BV",

number = "14",

}

TY - JOUR

T1 - Synthesising an asynchronous DMA controller with Balsa

AU - Bardsley, Andrew

AU - Edwards, Doug

PY - 2000/12/1

Y1 - 2000/12/1

N2 - A DMA controller has been designed and implemented as part of the AMULET3i asynchronous microprocessor macrocell using a mixture of synchronous and asynchronous circuit techniques. The synthesis language Balsa has been used to implement the major part of the controller, the asynchronous control. The use of Balsa has allowed the controller to be rapidly re-engineered in response to a changing specification. © 2000 Elsevier Science B.V.

AB - A DMA controller has been designed and implemented as part of the AMULET3i asynchronous microprocessor macrocell using a mixture of synchronous and asynchronous circuit techniques. The synthesis language Balsa has been used to implement the major part of the controller, the asynchronous control. The use of Balsa has allowed the controller to be rapidly re-engineered in response to a changing specification. © 2000 Elsevier Science B.V.

U2 - 10.1016/S1383-7621(00)00026-6

DO - 10.1016/S1383-7621(00)00026-6

M3 - Article

SN - 1383-7621

VL - 46

SP - 1309

EP - 1319

JO - Journal of Systems Architecture

JF - Journal of Systems Architecture

IS - 14

ER -

Synthesising an asynchronous DMA controller with Balsa

Abstract

Access to Document

Fingerprint

Cite this