Zero-skew Clock Network Synthesis for Monolithic 3D ICs with Minimum Wirelength

Wei Wang, Vasilis Pavlidis, Yuanqing Cheng

Research output: Contribution to conferencePosterpeer-review

236 Downloads (Pure)

Fingerprint

Dive into the research topics of 'Zero-skew Clock Network Synthesis for Monolithic 3D ICs with Minimum Wirelength'. Together they form a unique fingerprint.

Computer Science